深圳市森茂集成电路有限公司

德州仪器的具有 MUX 的*漂移、可编程增益放大器芯片PGA113AIDGSR.DGST
TI 主页 > 半导体 > 放大器和线性 > PGA/VGA > 可编程增益放大器 > PGA113AIDGSR.DGST
ZerØ-Drift Programmable Gain Amplifier with MUX

说明
The PGA112 and PGA113 (binary/scope gains) offer two *og inputs, a three-pin SPI interface, and software shutdown in an MSOP-10 package. The PGA116 and PGA117 (binary/scope gains) offer 10 *og inputs, a four-pin SPI interface with daisy-chain capability, and hardware and software shutdown in a TSSOP-20 package.

All versions provide internal calibration channels for system-level calibration. The channels are tied to GND, 0.9VCAL, 0.1VCAL, and VREF, respectively. VCAL, an external voltage connected to Channel 0, is used as the system calibration reference. Binary gains are: 1, 2, 4, 8, 16, 32, 64, and 128; scope gains are: 1, 2, 5, 10, 20, 50, 100, and 200.

特性
Rail-to-Rail Input/Output
Offset: 25µV (t*), 100µV (max)
Zerø-Drift: 0.35µV/°C (t*), 1.2µV/°C (max)
Low Noise: 12nV/√Hz
Input Offset Current: ±5nA max (+25°C)
Gain Error: 0.1% max (G ≤ 32),
0.3% max (G > 32)
Binary Gains: 1, 2, 4, 8, 16, 32, 64, 128(PGA112, PGA116)
Scope Gains: 1, 2, 5, 10, 20, 50, 100, 200 (PGA113, PGA117)
Gain Switching Time: 200ns
Two Channel MUX: PGA112, PGA113
10 Channel MUX: PGA116, PGA117
Four Internal Calibration Channels
Amplifier Optimized for Driving CDAC ADCs
Output Swing: 50mV to Supply Rails
*DD and DVDD for Mixed Voltage Systems
IQ = 1.1mA (t*)
Software/Hardware Shutdown: IQ ≤ 4µA (t*)
Temperature Range: -40°C to +125°C
SPI Interface (10MHz) with Daisy-Chain Capability

APPLICATIONS 应用
Remote e-Meter Reading
Automatic Gain Control
Portable Data Acquisition
PC-Based Signal Acquisition Systems
Test and Measurement
Programmable Logic Controllers
Battery-Powered Instruments
Handheld Test Equipment
远程电子抄表
自动增益控制
便携式数据采集
基于PC的信号采集系统
测试与测量
可编程逻辑控制器
电池供电设备
手持式测试设备